ABSTRACT In this paper, a new two-stage class-AB operational trans-conductance amplifier (OTA) is proposed. Using active loads in the first stage and improved recycling structure, the effective trans-conductance of the first stage is increased. The nonlinear current mirrors boost the current of the second stage in the slewing mode, leading to the increase of the slew rate (SR). Exploiting the multi-path scheme and increasing the effective trans-conductance cause the OTA DC-gain to be enhanced. The proposed OTA has been fabricated using 1P6M 180-nm CMOS technology under 1.8 V supply voltage. The OTA exhibits 98 dB DC-gain and 21 MHz unity-gain bandwidth with a 100 pF capacitive load, consuming 3 mW from 1.8 V supply voltage.
I. INTRODUCTION
Operational trans-conductance amplifiers (OTAs) are a basic building block of various analog and mixed signal circuits. They are widely used in continuous-time Gm-C filters, switched-capacitor circuits, data converters, and lowdropout (LDO) voltage regulators [1] - [7] . In applications such as very high-resolution delta-sigma modulators and LDO voltage regulators, the OTA should drive large capacitive loads (even 200pF [7] ) and meanwhile keep high enough the DC-gain, unity-gain bandwidth (UGBW), and slew rates (SR), while working under low voltage supply and low static power [5] - [7] . These features cannot easily be achieved using conventional class-A OTAs since enhancing SR and UGBW are obtained at the cost of increased power dissipation. However, some class-A OTAs, mostly relying on the sub-threshold and body driven techniques, have been reported in the literature to alleviate the above mentioned problem [8] - [11] .
When driving large capacitive loads aimed, the ultimate solution is to employ class-AB OTA [7] , [12] - [16] . In [7] , a fully differential class-AB OTA capable of driving 200pF load capacitance is presented, which is based on
The associate editor coordinating the review of this manuscript and approving it for publication was Gian Domenico Licciardo. the single-stage structure with nonlinear current amplifier. In [12] , adaptive biasing circuit (ABC) [17] - [25] is applied in the tail of the input differential pair, leading to very high SR. This circuit is improved in [13] by utilizing nonlinear current mirrors at the output stage. The main goal in [12] and [13] is to achieve high SR while driving 80pF load capacitance. In contrast, DC-gain and UGBW are not taken into account satisfactorily in these works. The main concentration of [14] is to design an ultra-low voltage, ultra-low power class-AB OTA with 10pF load capacitance by utilizing ABC technique. DC-gain, SR, and UGBW are not remarkable enough in [14] . In [15] , in addition to SR, DC-gain is also taken into account. For this purpose, both the recycling folded cascade (RFC) OTA [26] and ABC are combined to drive 70pF load capacitance. The RFC amplifier have better UGBW and SR compared to the conventional folded-cascade (FC) amplifier for the same area, power budgets, and capacitive load [26] . Although the disadvantages of the above mentioned works are explained here, they are all admirable works and provide variety of solutions for the designer on the table. A designer considering his/her own required specifications could select the appropriate one.
In this paper, a two-stage class-AB OTA is presented, capable of driving 100 pF load capacitance. The first stage is a folded cascade amplifier, in which the improved recycling structure (IRS) [27] is utilized to increase the effective transconductance. The high DC-gain is achieved by increasing the trans-conductance and using the multi-path scheme. In order to improve slew rate, both ABC in the first stage and nonlinear current mirrors in the output stage are utilized.
The rest of the paper is organized as follows. In Section II, the proposed class-AB OTA is described. The performance evaluations of the OTA and comparison results are illustrated in Section III. Finally, the conclusions are given in Section IV.
II. PROPOSED CLASS-AB OTA
The proposed two-stage class-AB OTA, utilizing a folded cascade amplifier in the first stage and the common-source amplifier in the second stage, is shown in Fig. 1 . In fact, the first stage is inspired from [27] , realizing IRS. In the tail of the input differential pairs, a flipped voltage follower (FVF) [28] consisting of a set of transistors (M 1a 
is used as an ABC, which help increase the SR. In Fig. 1 , V o and V out signals are the output voltages of the first and second stages, respectively. By applying a large differential input signal, the FVF delivers more current compared to the quiescent current, and hence operates in class-AB. Input signals are applied to the split transistor sets with identical aspect ratio, (M 4a , M 4b ) and (M 4c , M 4d ). The IRS technique provides different paths for DC and AC currents, enhancing the trans-conductance. Source terminals of transistors (M 4a , M 4b ) are connected to the drain of M 3b and to the gate of M 10 .
Similarly, source terminals of transistors (M 4c , M 4d ) are connected to the drain of M 3a and to the gate of M 9 . Therefore, the input signal appears at the gates of active load transistors M 9 and M 10 , enhancing the trans-conductance of the OTA. In addition, nonlinear current mirrors are utilized at the output stage, improving the SR.
A. DC ANALYSIS
When the OTA operates in the quiescent mode (V i+ = V i− = V cmi ; V cmi denotes the input common mode voltage), transistors M2a, M4c, M4d will have identical gate-source voltage. After a few simple manipulations, the bias current of input differential pairs is obtained as follows:
where W L
and I denote the aspect ratio and current of the relevant transistor, respectively. Since we have chosen identical aspect ratios for M4a, M4b, M4c, and M4d, so all of them have identical current as given below:
The first stage of the OTA utilizes two current mirrors as active load; (M23a, M25a, M25b,) and (M24a, M26a, M26b).
Making use of these current mirrors equations, the bias current of other branches is obtained easily. The output commonmode voltage of the first stage, adjusted by the CMFB#1 (common-mode feedback) circuit, controls the gate voltage of M19, and consequently the bias current of the output stage is also found.
B. VOLTAGE GAIN
When a small signal is applied to the OTA input, this signal also appears across the gate-source of M9 and M10 by means of FVF. This fact is proven according to Fig. 2 , in which the voltage of nodes V X and V Y can be calculated as follows: Thus, the effective trans-conductance of the first stage increases as given below:
where g m denotes the trans-conductance of transistor. Assuming identical sizing of input transistors M 4a,4b,4c,4d , and
, equation (5) is rewritten:
means that M25a aspect ratio is α 1 times greater than that of M25b. In our design (more detail is given in section III), α 1 is chosen identical to 6. This equation indicates that the proposed OTA can achieve higher trans-conductance compared with the methods reported in [16] , [26] , and [30] .
Neglecting the body effect, DC-gain is found as follows:
in which A 1 represents the DC-gain of the first stage as shown below:
where R out1 denotes the output resistance of the first stage:
In the above equation, r ds represents the drain-source resistor of the relevant transistor. In equation (7), A 2 stands for the DC-gain of the second stage as follows:
where G m eff 2 represents the effective trans-conductance of the second stage and R out2 is the output resistance of the second stage as given below:
In order to derive G m eff 2 , the equivalent resistance of the nonlinear current mirror should be determined (see Fig. 3 .a).
As mentioned in section II.D, in this nonlinear current mirror, M15 must work in the triode region. Making use of Fig. 3 .b, after a few manipulation, we will have R ∼ = r ds13 It is interesting to note that in the conventional current mirror, in which M15 is biased in the saturation region, R is identical to 1/g m15 [1] . Finally, G m eff 2 is obtained as follows: 
C. FREQUENCY RESPONSE
Making use of formulas derived in [1] for conventional twostage OTA, the UGBW is determined as follows in which C c denotes the Miller compensation capacitor. It is easily understood that increasing the first stage trans-conductance causes UGBW improvement.
In addition, the second pole (ω p2 ) is given in equation (14), where C p denotes the parasitic capacitance at the output of the first stage (node V o− ) [1] . It is obvious the second stage effective trans-conductance enhancement has pushed the second pole to higher frequencies, ensuring the designer to increase UGBW appropriately without any concern about the stability problem.
It is noticeable that the large values of C L decrease the second pole, and consequently worsen the OTA stability. In this work, we want to drive the large 100pF capacitive load, which lowers the second pole as a serious challenge. In addition, the transfer function zero (ω z ) is obtained as shown in equation (15), in which the compensation resistor R c provides more degrees of freedoms for designer to locate the ω z appropriately. For this purpose, there are three conventional zero-cancellation, pole-zero cancellation, and lead compensation methods [1] ; in this design the last one is exploited.
D. EXPLOITING NONLINEAR CURRENT MIRROR FOR SR IMPROVEMENT
If the designer chooses V b4 properly to bias M 15 in the triode region, we will have:
where In this work, this nonlinear current mirror is exploited to speed up the discharge of the large load capacitance in the slewing mode. In addition, increasing the tail currents (I 3a − I 1a .I 3b − I 1b ) of the input differential pairs improve the SR. In contrast, increasing the compensation capacitor and the load capacitor reduces the SR [1] . Furthermore, in spite of class-A OTAs which have constant bias current, the proposed class-AB OTA has dynamic bias in the slewing mode, which causes the currents of both the nonlinear current mirror and tail of the input differential pairs to increase. For example, if V i+ > V i− ), by making use of equations (3), (4), it is easily understood that the gate of M3a decreases, which means the increase of I 3a in comparison with the quiescent current of equation (1). This mechanism is called dynamic bias or adaptive bias [17] - [25] .
E. INPUT-REFERRED THERMAL NOISE
The input-referred thermal noise of transistors M 4b , M 4c , M 26a , M 26b and M 9 are given by:
Finally by considering
, the total input-referred thermal noise voltage per unit bandwidth of the OTA can be found as follows:
Therefore, increasing G m eff 1 can significantly reduce the total input-referred thermal noise voltage of the proposed OTA.
F. INPUT OFFSET
Mismatch between MOS transistors with various electrical parameters can be considered as a function of device areas, distances, and orientations [29] . It has been shown that the difference of an electrical parameter P between two rectangular devices is modeled by the standard deviation:
where A p is the area proportionality constant for P, W and L are the width and length of the transistor, and S P is the variation of P under the device spacing D x . The input offset variance of the OTA is obtained using the method proposed in [26] .
where A VTP and A VTN are the area proportionality constant for threshold voltage of PMOS and NMOS, respectively.
III. SIMULATION AND EXPERIMENTAL RESULTS
The proposed OTA ( Fig. 1 ) is designed and fabricated in a 0.18-µm 1.8-V CMOS technology. The width and length of transistors, passive components, and bias voltages of the proposed OTA are given in Table 1 . The common-mode feedbacks (CMFBs) and bias circuit are demonstrated in Figs. 4 and 5, respectively. It should be noted that in the proposed fully-differential OTA, it is necessary to add two CMFBs to determine the output common-mode voltage of each stage separately and to control it to be equal to a specified voltage. The size of transistors (width and length) and passive components of the CMFBs and bias circuit are reported in Table 2 and 3, respectively. It should be note that R es1 VOLUME 7, 2019 and R es2 terminals shown in Fig. 5 , are connected externally to a highly precise off-chip 100-k resistor to generate the required bias voltages. Table 4 shows the simulation results of DC-gain, input-referred noise, input offset, differential output swing, phase margin, power dissipation, slew rate, and UGBW for the proposed OTA in three process and temperature corners. As can be seen from the results, the proposed OTA has high DC-gain due to trans-conductance improvement and also because of using multi-path scheme. For the slew rate measurement, a square wave, 1 V pp at 2 MHz was applied to the OTA in the unity gain capacitive buffer configuration [26] and the results are reported. The proposed OTA was fabricated using 1P6M 180-nm CMOS technology. The chip microphotograph is demonstrated in Fig. 6 . Silicon area of the OTA is 0.053 mm 2 . The open loop frequency responses are measured using the E5061B network analyzer, and the results are shown in Fig. 7 . The results indicate that DC-gain, UGBW, and phase margin of the OTA are 98 dB, 21 MHz and 71.4 • , respectively. Besides phase margin, another measure of stability is the gain margin. This is defined to be 1/|Gain(jω)| in decibels at the frequency where phase(Gain(jω)) changes −180 • , and this must be greater than 0 dB for stability. As shown in Fig. 7 , according to measurement results, gain margin is almost 32dB in this work. For the slew rate measurement, a square wave with amplitude 1 V pp at 2 MHz is applied to the OTA and the result obtained from GDS-2104 oscilloscope is shown in Fig. 8 . The average SR of the OTA is 51 V/µs. Measurement results of the proposed OTA are compared with existing class-AB works and the results are summarized in Table 5 . This table shows that the proposed OTA has DC-gain higher than the other works, but like [7] suffers from high power consumption. In spite of [13] and [15] utilizing the single-ended structure, the proposed OTA and [7] use the fully differential structure, which inherently increases the overall power consumption because of the CMFB circuit requirement. Furthermore, these works drive the larger load capacitance, while maintaining higher SR and UGBW compared to [13] and [15] .
IV. CONCLUSION
In this paper, a new two-stage class-AB OTA in a 0.18µm CMOS process with a 1.8 V supply voltage has been proposed. The effective trans-conductance of the first stage has been improved by employing active loads in the first stage and an IRS technique. SR enhancement has been achieved using a nonlinear current in order to boost the output current. The OTA has high DC-gain due to trans-conductance enhancement and a multi-path scheme. In order to evaluate the performance of the proposed method, several simulations and measurements have been carried out.
